公司介紹
技術發展
InGap/GaAs HBT
pHEMT
IPD
Backside Via
Solar_Cell
客戶服務
人力資源
最新消息
公司位置
eService
投資者資訊 建議 內容 檢索 回首頁
Backside Via Process Flow
e_backside_flow.gif (3476 bytes)


Key Features of Backside Via Process
  • 100 um in Wafer Thickness
  • 20x40um Rectangle and 42um Diameter Round Via Hole
  • Smaller Via Size To Reduce Chip Size
  • Plated 4.5 um Copper/Gold in Thickness

[Home] [公司介紹] [技術發展] [客戶服務] [人力資源] [最新消息] [公司位置] [eService]

Send mail to webmaster@awsc.com.tw with question or comments about this web site.
Copyright 1999 Advanced Wireless Semiconductor Commpany
Last modifired: 2011/11/21