AWSC 宏捷科技
Img

0.25um ED pHEMT

Features

- Integrated HBT And 0.25um ED-Mode pHEMT
- 18 Mask Layers Including Backside Via Holes (3-Layer Metal)
- Standard HBT Process and additional 3 Layers for 0.25um pHEMT
- TaN Resistor, Si3N4 Capacitor, Gold (Au) Metallization
- 3-Layer Metal, Polyimide/Si3N4 Technology
- Backside Via Holes Or Bump Process

Specification

HBT Spec.TypicalUnit
Q4
(4 um2)
Beta120 
BVebo7 Volts
BVcbo25Volts
BVceo14Volts
TFRT 50 Ohm/[]
MIM Cap 940 pF/mm^2
STKCAP 1300pF/mm^2
D-pHEMT ParametersTypicalUnit
Idss 240 mA/mm
Imax@0.6V 450 mA/mm
Vpo -0.8V
Gm0@0V 415 mS/mm
Ron@0V 1.3 mm*ohm
BVdgo 12.0V
E-pHEMT ParametersTypicalUnit
Ids@Vgs=0.7V 120mA/mm
Ids@Vgs=0V 0.0001mA/mm
Vpo 0.3 V
Gm0@0.7V 650mS/mm
Ron@0.7V 1.6mm*ohm
BVdgo 13V

Applications

- Highly Intergration PA + SW + LNA

© Copyright 2023 Advanced Wireless Semiconductor Company. All Rights Reserved.